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[571 ABSTRACT 
A multiphase converter circuit generates a plurality of 
sinusoidal outputs of displaced phase and given speed 
value from the output of an angular resolver system 
attachable to a motor excited by these multi-phase out- 
puts, the resolver system having a lower speed value 
than that of the motor. The angular resolver system 
provides in parallel format sequential digital numbers 
indicative of the amount of rotation of the shaft of an 
angular position sensor associated with the angular 
resolver system. These numbers are used to excite si- 
multaneously identical addresses of a plurality of ad- 
dressable memory systems, each memory system having 
stored therein at sequential addresses sequential values 
of a sinusoidal wavetrain of a given number of sinusoids. 
The stored wavetrain values represent sinusoids dis- 
placed from each other in phase according to the num- 
ber of output phases desired. A digital-to-analog con- 
verter associated with each memory system converts 
each accessed word to a corresponding analog value to 
generate attendant to rotation of the angular resolver a 
sinusoidal wave of proper phase at each of the plurality 
of outputs. By properly orienting the angular resolver 
system with respect to the rotor of the motor, essen- 
tially ripple-free torque is supplied to the rotor. The 
angular resolver system may employ an analog resolver 
feeding an integrated circuit resolver-to-digital con- 
verter to produce the requisite digital values serving as 
addresses. Alternative versions employing incremental 
or absolute encoders are also described. 
18 Claims, 6 Drawing Sheets 
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resolver system providing in parallel format on a plural- 
ity of resolver system output terminals a digital signal 
indicative of the angular position of an angular position 
sensor. In one form of the invention, the angular re- 
5 solver system includes a single speed 2-phase analog 
resolver having its analog output connected to drive a 
resolver-to-digital converter circuit. The resolver-to- 
digital converter circuit in turn produces in paralIe1 
format on a plurality of output terminals the above 
10 mentioned digital signals. The digital multi-phase con- 
verter circuit includes a plurality of addressable digital 
memory systems, each system having address and data 
terminals and having stored therein at sequential ad- 
dresses sequential values of a wave train of sinusoids of 
15 given number common to all of the memory systems. 
The wave train values in each memory system represent 
a sinusoidal wave train; however, the sinusoidal wave 
MULTI-SPEED MULTI-PHASE RESOLVER 
CONVER'IER 
ORIGIN OF THE INVENTION 
n i s  invention was made by employees of the United 
States Government and may be and used 
by or for the government for governmental purposes 
without the payment of any royalties. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
me field of the invention is the electrical motor art, 
for supplying multi-phase exci- and in particular 
tation to poly-phase brushless motors. 
2. Description of Related Art 
m i s  invention originated from a need to develop an 
inexpensive brushla  direct current motor controller 
for a space station experiment pointing system. A brush- 
trains and the corresponding thereto are dis- 
placed in phase with rapct o the wave trains associ- 
less D.C. motor can be commutated 
ent methods. ne first 
several differ- 20 ated with each of the remaining memory systems. Each 
commutation, memory system is connected at its address terminals to 
causes an undesirable torque ripple in the pointing sys- 
tern, while the second method, sinumi&l commutation, 
receive simultanm~ly fie digital signals produced by 
the angular system. sim~ltaneous sequential 
does not. Because the torque ripple would cause an 
undesirable jitter in the control, 
number of poles becomes excessive, as for example with 
tromotive force (EMF) of a magnet brush- 
cycles is to one-half the of poles per me- 
chanical revolution of the motor. T~ minimhe the 
in phase with he motor back vor a complete 
description of the four 
addressing of the memory systems will cause sequential 
25 values of the stored sinusoidal wave trains to be output- 
andog converter is connected to the output of each of 
wave train values received into analog form to be pres- 
In one form of the invention, as applied to producing 
3-phase output to excite a 24-sped (48-poW motor, the 
tems represent incremental values along a sinusoidal 
control of a brushless 35 wave train having 24 sinusoids each. The number of 
commutation is preferred. problems * when the ted at memory System OuWt termhds. A digital-to- 
the memory system output terminals and converts the a 48 pole, 3 - p b  brushless D.C. motor. The back el=- 
l a  motor will cycle sinusoidally, and the number of 3O ented at converter circuit output terminals. 
torque ripple, the current applied to the motor must be sequentially stored values in each of the memory SYS- 
3 - p h k  motor, see U.S.-Pat. No. 4,644,234.) As shown 
in the brushless commutation literature, if the current 
and back EMF are in phase, then the following relation- 
ship for torque is valid: 
T= [sin2(e) +sin2(8 + 2 ~ / 3 )  +sin2(e + 4 r / 3 ) + ~ -  
mJ= 1.5.Km.I 
where 
T=total motor torque; 
K,=torque constant of the motor; 
I = motor current; and 
e=angle of rotor magnets with respect to the stator 
To generate the sinusoidally varying current, an an- 
gular position sensor which has the same frequency and 
is in phase with the motor back EMF has traditionally 
been required. The previous method for converting 
sinusoidal commutations of multi-pole D.C. brushless 
motors w q  to employ a multi-speed resolver. For the 
motor selected, a 48-pole (24-speed) unit, a 3-phase 
resolver would be required to perform the commuta- 
tion. This type of resolver is commercially available, 
but not as an off-the-shelf item. To custom manufacture 
one would be prohibitively expensive and time consum- 
ing, and would have undesirable size and weight factors 
for space applications. There is a need for an inexpen- 
sive solution to this problem. This invention is directed 
to a solution of these and related problems. 
SUMMARY OF THE INVENTION 
A multi-phase digital converter circuit for use with 
an angular resolver system is disclosed, the angular 
windings 
memory systems is 3, and the 3 sets of wave trains are 
displaced from each other by 120 degrees. A modifica- 
tion of the memory systems and the phase displacement 
between the stored wave trains may be carried out to 
40 provide for proper excitation of a multi-speed 2-phase 
motor. 
Alternative input systems for providing digital posi- 
tion-indicating signals on the address lines of the mem- 
ory systems include an absolute optical encoder for 
45 producing direct digital representations of the angular 
position of its associated shaft, and a multi-pulse incre- 
mental encoder for producing sequential pulses as the 
encoder rotation increases, the pulses being conveyed 
to a counter to be converted to a digital representation 
Other advantages and features of invention will be- 
come apparent upon making reference to the specifica- 
tions, claims and drawings to follow. 
50 at the counter output. 
55 BRIEF DESCRIPTION O F  DRAWINGS 
FIG. 1 is a block diagram of a multi-phase converter 
circuit designed to produce 3-phase output from digital 
signals provided by an analog angular resolver feeding 
a resolver-todigital converter. 
FIG. 2A shows the relationship between one resolver 
phase and a 28 cycle sinusoidal wave form generated by 
conversion of the resolver output signal. 
FIG. 2B shows the relationship of motor back EMF 
and one phase of motor current when the resolver of 
65 FIG. 1 is connected to drive a motor, and the resolver 
is properly oriented with respect the motor shaft. 
FIGS. 3A-3D show a schematic circuit performing 
the functions indicated in FIG. 1. 
60 
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FIG. 4 shows the use of an absolute encoder to sup- 
ply digital data to he converter shown in FIG. 1. 
FIG. 5 shows the use of an incremental encoder and 
a digital counter to provide digital data to the circuit 
shown in FIG. 1. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
While this invention is susceptible of embodiment in 
many different forms, there is shown in the drawings 
and will herein be described in detail a preferred em- 
bodiment of the invention with the understanding that 
the present disclosure is to be considered as an exempli- 
fication of the principles of the invention, and is not 
intended to limit the broad aspect of the invention to the 
embodiments illustrated. 
The present invention is mainly concerned with a 
multi-phase converter for producing from low-speed 
angular resolvers multi-phase excitation signals for driv- 
ing multi-phase brushless motors of speed value higher 
than that of the resolver system. A multi-phase con- 
verter circuit is designed for use with an angular re- 
solver system, the angular resolver system providing in 
parallel format on a plurality of resolver system output 
terminals a digital signal indicative of the angular posi- 
tion of an angular resolver. In the preferred form of the 
invention, the angular resolver system includes a single 
speed (speed value 1) 2-phase analog resolver having its 
output connected to drive a resolver-to-digital con- 
verter. The digital converter in turn produces in parallel 
format on a plurality of output terminals the above 
mentioned digital signals. The multi-phase converter 
circuit includes a plurality of addressable digital mem- 
ory systems, each system having address and data termi- 
nals and having stored therein at sequential addresses 
sequential values of a wave train of sinusoids of given 
number common to all of the memory systems. The 
wave train values in each of the memory systems repre- 
sent a sinusoidal wave train; however, the sinusoidal 
wave trains and the values corresponding thereto are 
displaced in phase with respect to the wave trains asso- 
ciated with each of the remaining memory systems. The 
memory systems are configured as table look-up sys- 
tems. Each memory system is connected at its address 
terminals to receive simultaneously digital signals pro- 
duced by the angular resolver system, in the preferred 
embodiment from an analog resolver-to-digital con- 
5 
10 
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verter system. Simultaneous- sequential addressing of 
the memory systems will cause the values of these 50 
stored sinusoidal wave trains to be outputted at system 
memory output terminals in parallel format. A digital- 
to-analog converter is connected to the output of each 
of the memory systems and converts the wave train 
values received into analog form to be presented at 55 
system output terminals. 
In more detail, FIG. 1 shows a block diagram for a 
single speed 2-phase to 24 speed 3-phase resolver con- 
verter. An analog resolver 12 is excited by a sinusoidal 
signal, KEsin(ot) applied to terminals 14, 16, resulting 60 
in the conventional modulated sine and cosine analog 
outputs KRsin(ot).sin(B) and Kpsin(ot)cos(B) at ter- 
minals 18, 20 and 22, 24 respectively, where KR is a 
constant, o is the excitation frequency, and 8 is the 
angle of resolver shaft 13. Typical excitation values are 65 
5 volts at 5 kilohertz. These outputs are the inputs to a 
resolver-to-digital (R/D) converter 26. The R / D  con- 
verter 26 takes the signals and produces on lines L1 a 
4 
16-bit digital word corresponding to the angle of the 
resolver shaft 13. 
Lines L1 communicate these words to a digital multi- 
phase converter circuit 10. The 16-bit word is used to 
address each of three 64K programmable memory IC 
(EPROM) systems 28, 30, 
The particular analog resolver 12 is a model 25R77G- 
71A made by American Electronics, Inc. of Culver 
City, Calif. Zero rotation of the resolver shaft 13 from 
a fiducial point results in a numerical output of oooO(H) 
on lines L1. Successive incremental rotation of the shaft 
13 causes the output numbers to monotonically increase 
to a final terminal value of FFFF(H) at the completion 
of one revolution. 
The first EPROM system 28 contains the digitized 
amplitudes of 24 sinusoidal waves in 64K increments. 
The second EPROM system 30 has the 24 sinusoidal 
values shifted 2 ~ / 3  radians (120'), and the final 
EPROM system 32 contains the sine wave data shifted 
4 ~ / 3  radians (240'). The data stored in each EPROM 
system 28, 30, 32, is thus in the form of 64K 16-bit 
words, resulting in sinusoidal information which has a 
peak-to-peak accuracy of 16-bits and a 16-bit accuracy 
over 360 mechanical degrees i.e. 24 sinusoidal waves. 
To avoid the necessity for employing a sign bit to 
accommodate negative values of the stored sinusoidal 
wave forms, and thereby to secure maximum utilization 
of memory capacity, the sequential values of the sinu- 
soidal wave forms stored digitally in the EPROM sys- 
tems 28, 30,32 are stored in the form 1 +sin(24-8+@), 
where Q, is the phase angle associated which each mem- 
ory unit, e.g. 2 ~ / 3 ,  4 ~ / 3 .  
Each of these EPROM systems 28, 30, 32 feeds via 
lines L2, L3, L4 respectively associated 16-bit digital- 
to-analog converters 34, 36, 38 (DAC) which convert 
the signal values stored in the EPROM systems 28, 30, 
32 to analog values. The digital-to-analog converters 
34, 36, 38 are type MM3292 bipolar units made by Mi- 
cro-Networks of Worcester, Mass. Their biasing is ar- 
ranged so that in response to an input number oooO an 
analog output voltage of +10 volts is produced, in 
response to a digital input FFFF(H) an analog voltage 
of - 10 is produced, and a half-range value correspond- 
ing to the axis crossings of an unbiased sinusoidal wave 
train, namely an input number 7FFF gives rise to 0 volts 
at the output. This generates the 3-phase sinusoidal 
signals appearing at terminals 40,42, and 44, each con- 
taining 24 cycles for one revolution of the resolver shaft 
13. 
FIG. 2A shows the demodulated output of one re- 
solver phase (curve W4) in synchronism with the gener- 
ated 24 sinusoid wave train (curve Wl). The signals 
appearing at terminals 40,42,44 serve to provide prop- 
erly phased sinusoidal excitation for a 48-pole brushless 
D.C. motor through appropriate drivers (not shown). 
These signals are in synchronism with the sine and 
cosine waveforms of the single speed resolver 12, thus 
electronically producing the desired multiple speed 
resolver outputs from a single speed device. 
Once the above described electronic system is set up, 
the resolver 12 can then be mechanically coupled to the 
shaft of the driven motor (not shown). By monitoring, 
for example, output terminal 40 and one phase of the 
motor, the resolver can be mechanically adjusted so 
that the resolver signals (curve W2 in FIG. 2B) are in 
phase with the motor back EMF (curve W3), thereby 
aligning the 3-phase sinusoidal signals with the 3-phase 
5,45 1,945 
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motor back EMF to provide excitation giving rise to 43, and the incremental encoder unit 46 are all to be 
low torque ripple. construed as the being “angular position sensors”. 
FIGS. 3A-3D show a schematic diagram of a circuit While the invention has been described with refer- 
for accomplishing the previously stated objectives. The ence to a preferred embodiment, it will be understood 
functioning of this circuit will be evident to those of 5 by those skilled in the art that various changes may be 
ordinary skill in the art. Resolver field excitation is made and equivalents may be substituted for elements 
provided by a sinewave generator U4 having its output thereof without departing from the scope of the inven- 
passed through driver U5 and a final driver U7. Refer- tion. In addition, many modifications may be made to 
ence sinusoidal excitation is derived from driver U5 and adapt a particular situation or material to the teachings 
driver U6. The two resolver outputs are delivered to 10 of the invention without departing from the essential 
terminals 4 and 7 of a resolver-to-digitalconverter inte- scope thereof. Therefore, it is intended that the inven- 
grated circuit U3, preferably type AD2S80 made by tions not be limited, to a particular embodiment dis- 
Analog Devices, Inc. of Norwood, Mass. Terminals closed as the best mode contemplated for carrying out 
9-24 feed the address line groups previously designated the invention, but that the invention will include all 
as L1, and this address line group feeds in parallel the 15 embodiments fallig within the scope of the appended 
address terminals of memory elements M1, M2, M3, claims. In particular, although attention is focused 
M4, M5, M6. Each of the memory elements M1, M2, solely on the use of single speed angular resolvers, it is 
M3, M4, M5, M6 is a 64K i.e. 10000(H) memory ele- clear that resolvers of higher speed value may have 
ment having storage capacity for 8-bit words. The their outputs converted to still higher speed values by 
memory elements Ml-M6 are wired to provide high- 20 the multi-sine wavetrain storage method outlined here- 
byteflow-byte outputs. Thus, the paired arrangement inabove. 
consisting of memory elements M1 and M2 have the We claim: 
eights bits representing the most significant bits (high 1. A multiphase converter for use with an angular 
bits) of each word stored in element M2, and the come- resolver system including an angular position sensor 
sponding least significant bits stored in element M1. 25 and providing in parallel format on a plurality of re- 
Similar considerations apply to the storage of waveform solver system output terminals a digital number-indicat- 
information in M3, M4, M5 and M6 The eight data ing signal in the form of a number indicative of the 
output lines of element M2 extending from pins 11 to 19 angular position of said angular position sensor com- 
are fed to the most significant bit pins 1-8 of a digital-to- prising: 
analog converter U11, and the data lines from terminals 30 a plurality of addressable digital memory systems, 
11 to 19 of element M1 are connected to the lower bit each said memory system having address and data 
value terminals of converter U11. Collectively, these output terminals and having stored therein at se- 
two groups of 8 lines correspond to line L2 of FIG. 1. quential addresses sequential values of a wave train 
Digital-to-analog converters U12 and U13 are similarly of sinusoids of given number common to all of said 
connected to the memory element pairs M3, M4 and 
M5, M6 to produce the desired 3-phase sinusoidal exci- 
tation at output terminals 40, 42,44. 
The single speed 2-phase to 24-speed 3-phase con- 
verter described above may easily be modified for use 
with 2-phase motors byeliminating one EPROM block 
and its associated digitill-to-analog converter and by  
shifting the sinusoidal waveform data stored in memory 
units M3, M4 by 7r/2(90’) from the waveform data in 
memory elements M1, MZ. 
The previous discussion has centered on the use of an 
analog type angular resolver producing modulated ana- 
log output signals. Other types of angular resolver sys- 
tems may be employed. Thus, for example, as shown in 
FIG. 4, an absolute encoder 43 such as an absolute 
optical encoder driven by a shaft 45 may be used to 
place digital values on lines L1‘ to provide digital inputs 
to the memory systems 28, 30, 32 of FIG. 1. Alterna- 
tively, an incremental encoder unit 46 driven by a shaft 
48 and producing an output pulse for each given incre- 
ment of rotation may be used to drive a counter 50, the 
count appearing on output lines Ll“. Because of the 
limited range of values available from either of the 
foregoing encoders 43,46, a corresponding reduction or 
increase in the number of output lines L1, Ll” is possi- 
ble. This in turn will allow a reduction or increase in the 
neceSSary capacity of the memory systems 28, 30, 32 
and a corresponding reduction or increase in the num- 
ber of lines in groups L2, W, LA. The previously de- 
scribed versions employing an analog resolver-todigi- 
tal converter, an absolute encoder system, and an incre- 
mental encoder system, are all to be construed as being 
“angular resolver systems” in the sense of the claims. 
Moreover, the angular resolver 12, the absolute encoder 
35 memory systems, the wave train values in each said 
memory system representing a sinusoidal wave 
train displaced in phase with respect to the phases 
of the wave trains associated with the remainder of 
said memory systems; 
a plurality of data input lines connected in parallel to 
said address terminals of said memory systems so 
that said memory systems are simultaneously ad- 
dressed by digital number-indicating signals ap- 
plied to said data input lines; 
an output line associated with each said memory 
system; and 
a digital-to-analog converter associated with each 
said memory system having parallel input terminals 
connected to said data terminals of said associated 
memory system and an output terminal, the output 
terminals of each said digital-to-analog converter 
being connected to a different one of said output 
lines, each said digital-to-analog converter being 
configured and connected to produce analog out- 
put signals of constant peak amplitude irrespective 
of the rate of addressing by said digital number- 
indicating signals applied to said data input lines. 
2. The multiphase converter of claim 1 further includ- 
ing an analog resolver-todigital converter circuit hav- 
60 ing a plurality of analog input terminals for accepting 
analog rotation-indicating signals from an analog angu- 
lar resolver and a plurality of resolver-to-digital con- 
verter circuit output terminals connected to said data 
input lines. 
3. The multiphase converter of claim 2 wherein said 
resolver-to-digital converter circuit includes at least 16 
of said resolver-todigital converter circuit output ter- 
minals and providing at said resolver-to-digital con- 
40 
45 
50 
55 
65 
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verter output terminals digital numerical values ranging 9. The multiphase converter system of claim 7 
from ooOO to at least FFFF(H), each said memory sys- wherein the number of said memory systems is three 
tem having at least 16 of said address terminals and 16 of and the wave train values stored therein represent sinu- 
said data output terminals, each said memory system soidal wave trains displaced in phase by 120 degrees 
having a memory capacity of at least 10000(H) words of 5 with respect to each other. 
at least 16 bits, each of said digital-to-analog converters 10. The multiphase converter system of claim 7 
having at least 16 input terminals for accepting digital wherein said angular resolver system includes an analog 
data values up to at least FFFF(H). angular resolver of given speed value having a plurality 
4. The multiphase converter of claim 1 wherein the of analog resolver output terminals and being config- 
number of said memory systems is two and the wave 10 ured to produce at said resolver output terminals analog 
train values stored therein represent sinusoidal wave rotation-indicating signals, and an analog resolver-to- 
trains displaced in phase by 90 degrees with respect to digital converter circuit having a plurality of analog 
each other. input terminals connected to said analog resolver output 
5. The multiphase converter of claim 1 wherein the terminals and a plurality of resolver-to digital converter 
number of said memory systems is three and the wave l5 circuit output terminals connected to said data input 
train values stored therein represent sinusoidal wave lines, said given common number being greater than 
trains displaced in phase by 120 degrees with respect to said speed value. 
each other. 11. The multiphase converter system of claim 10 
6. The multiphase converter of claims 1, 4 or 5 wherein the value of said given speed value is 2 and the 
wherein each said memory system has at least 16 of said 2o value of said given number of sinusoids is 24. 
address terminals and 16 of said data output terminals, 12. The multiphase converter system of claim 7 
each said memory system has a memory capacity of at wherein said resolver-to-digital converter circuit in- 
least looOO(H) words of at least 16 bits, each of said digit cludes at least 16 of said resolver-to-digital converter 
converters has at least 16 input terminals for accepting output terminals and provides at said resolver-to-digital 
digital data values up to at least FFFF(H). 25 converter output terminals digital numerical values 
ranging from oo00 to at least FFFF(H). 
13. The angular resolver system of claims 8,9 or 12 
7. A multiphase converter system comprising: 
an angular resolver system having a plurality of re- 
solver system output terminals i d  & angular posi- wherein each said memory system has at least 16 ad- 
tion sensor, said angular resolver system including 3o dress and data output terminals, each said memory sys- 
means for providing in parallel format on said an- tem has a memory capacity of at least looOO(H) words 
gular resolver system output terminals a digital of at least 16 bits, each of said digital-to-analog convert- 
number-indicating signal in the form of a number ers has at least 16 input terminals for accepting digital 
indicative of the angular position of said angular data values up to at least FFFFCH). 
position sensor; 14. The multiphase converter system of claim 7 
plurality of addressable digital memory systems, wherein said angular resolver system includes a rotary 
each said memory system having address and data absolute encoder having a plurality of encoder output 
output terminals and having stored therein at se- terminals and configured to provide at said encoder 
quential addresses sequential values of a wave train output terminals in parallel format digital numbers in- 
of sinusoids of given number common to all of said 40 dicative of the amount of rotation of said absolute en- 
memory systems, the wave train values in each said coder, said encoder output terminals being connected to 
memory system representing a sinusoidal wave said data input lines. 
train displaced in phase with respect to the phase of 15. The multiphase converter system of claim 7 
the wave trains associated with the remainder of wherein said angular resolver system includes a rotary 
said memory systems, 45 incremental encoder producing a given number of 
plurality of data input lines connected in parallel pulses per turn and a counter connected to count and 
between said resolver system output terminals and store the number of said pulses, said counter having a 
said address terminals of said memory systems so plurality of output terminals connected to said data 
that said memory systems are simultaneously ad- input lines. 
35 
dressed by said digital number-indicating signals; 16. A method for providing multiphase excitation for 
an output line associated with each said memory multiphase motors from an angular resolver system 
system; and including an angular position sensor and providing in 
a digital-to-analog converter associated with each parallel format on a plurality of resolver system output 
said memory system having parallel input terminals terminals a digital number-indicating signal in the form 
connected to said data output terminals of said 55 of a number indicative of the angular position of said 
associated memory system and an output terminal, angular position sensor comprising the steps of: 
the output terminals of each said converter being exciting a plurality of addressable digital memory 
connected to a different one of said output lines, systems, each said memory system having address 
each said digital-to-analog converter being config- and data output terminals and having stored 
ured and connected to produce analog output sig- 60 therein at sequential addresses sequential values of 
nals of constant peak amplitude irrespective of the a wave train of sinusoids of given number common 
rate of addressing by said digital number-indicating to all of said memory systems, the wave train val- 
signals applied to said data input lines. ues in each said memory system representing a 
8. The multiphase converter system of claim 7 sinusoidal wave train displaced in phase with re- 
wherein the number of said memory systems is two and 65 spect to the phases of the wave trains associated 
the wave train values stored therein represent sinusoidal with the remainder of said memory systems, said 
wave trains displaced in phase by 90 degrees with re- number-indicating signals being applied simulta- 
spect to each other. neously to said address terminals; and 
50 
5,45 1,945 
9 10 
converting the digital signals appearing at said data 
output terminals of each said memory system to an 
equivalent analog voltage value in such a way that 
each said 
amplitude value 
ing by said digital number-indicating signals ap- 
plied to said data input lines. 
step of converting said analog signals to said digital 
number-indicating signals by means of a resolver-to- 
digital 
18. The method of claim 16 for use with an angular 
resolver system having a rotary incremental encoder as 
said angular position sensor and producing a given num- 
ber of pulses per turn, said method further comprising 
resolver system having an analog angular resolver as the step of converting the number of said pulses to said 
said angular position S e m r  and providing andog sig- 10 digital number-indicating signals by means Of a binary 
nals indicative of the angular position of said analog counter. 
circuit. 
value has a constant 
Of the rate Of 
17. ne of 16 for use with an 
angular resolver, said method further comprising the * * * * *  
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